Adaptive Energy-Efficient Variation-Aware Dynamic Frequency Management

Dorosti, H.

doi:10.22061/jecei.2022.8331.507

نشریات مستقل دانشگاه در سامانه ارزیابی نشریات علمی وزارت علوم

نشریه معماری وشهرسازی پایدار موفق به اخذ رتبه علمی-پژوهشی شد

تعداد نشریات	13
تعداد شماره‌ها	200
تعداد مقالات	2,008
تعداد مشاهده مقاله	2,680,124
تعداد دریافت فایل اصل مقاله	1,937,343

	Adaptive Energy-Efficient Variation-Aware Dynamic Frequency Management
Journal of Electrical and Computer Engineering Innovations (JECEI)
مقاله 19، دوره 10، شماره 2، مهر 2022، صفحه 477-486 اصل مقاله (532.54 K)
نوع مقاله: Original Research Paper
شناسه دیجیتال (DOI): 10.22061/jecei.2022.8331.507
نویسنده
H. Dorosti^*
Department of Computer Systems Architecture, Faculty of Computer Engineering, Shahid Rajaee Teacher Training University, Tehran, Iran.
تاریخ دریافت: 27 شهریور 1400، تاریخ بازنگری: 22 دی 1400، تاریخ پذیرش: 23 دی 1400
چکیده
Background and Objectives: Considering the fast growing low-power internet of things, the power/energy and performance constraints have become more challenging in design and operation time. Static and dynamic variations make the situation worse in terms of reliability, performance, and energy consumption. In this work, a novel slack measurement circuit is proposed to have precise frequency management based on timing violation measurement. Methods: Proposed slack measurement circuit is based on measuring the delay difference between the edge clock pulse and possible transition on path end-points (primary outputs of design). The output of proposed slack monitoring circuits is a digital code related to the current state of target critical path delay. In order to convert this digital code to equivalent delay difference, the delay of a reference gate is mandatory which is basic unit in proposed monitor. This monitor enables the design to have more precise and efficient frequency management, while maintaining the correct functionality regarding low-power mode. Results: Applying this method on a MIPS processor reduces the amount of performance penalty and recovery energy overhead up to 30% with only 2% additional hardware. Results for benchmark applications in low-power mode, show 7-30% power improvement in normal execution mode. If the application is resilient against occurred errors duo to timing violations, proposed method achieves 20-60% power reduction considering approximate computation as long as application is showing resilience. The performance of proposed method depends on the degree of application resilience against the timing errors. In order to keep generality of propsoed monitor for different applications, the resilience threshold is user programmable to configure according to the requirements of each application. Conclusion: The results show that precise frequency scheduling is more energy/power efficient in static and dynamic variation management. Utilizing a proper monitor capable of measureing the amount of violation will help to have finer frequency management. At the other hand, this method will help to use the resilience of application according to estimation about the possible error value based on measured vilation amount.
کلیدواژه‌ها
Timing Slack Monitoring؛ Negative Slack Measurement؛ Clock Stretching؛ Frequency Scaling؛ Ultra-Low-Energy

مراجع
[1] W. Abadeer, W. Ellis, “Behavior of NBTI under AC dynamic circuit conditions,” presented at the 41’st International Reliability Physics Symposium, Dallas, TX, USA, 2003. [2] D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, T. Mudge, “Razor: A low-power pipeline based on circuit-level timing speculation,” presented at the IEEE/ACM Int. Symposium Microarchitecture, 2003. [3] S. Das, C. Tokunaga, S. Pant, W.H. Ma, S. Kalaiselvan, K. Lai, D.M. Bull, D.T. Blaauw, “RazorII: In situ error detection and correction for PVT and SER tolerance,” IEEE J. Solid-State Circuits, 44(1): 32–48, 2009. [4] S. Kim, I. Kwon, D. Fick, M. Kim, Y.P. Chen, D. Sylvester, “Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS,” in Proc. 2013 IEEE ISSCC: 264–265. [5] F. Firouzi, F. Ye, K. Chakrabarty, M.B. Tahoori, “Representative critical-path selection for aging-induced delay monitoring,” in Proc. 2013 IEEE International Test Conference (ITC): 1-10, 2013. [6] M. Fojtik, D. Fick, Y. Kim, N. Pinckney, D.M. Harris, D. Blaauw, D. Sylverster, “Bubble razor: Eliminating timing margins in an ARM cortex-M3 processor in 45 nm CMOS using architecturally independent error detection and correction,” IEEE J. Solid-State Circuits, 48(1): 66–81, 2013. [7] K. Bowman, J. Tschanz, C. Wilkerson, S. L. Lu, T. Karnik, V. De, S. Borkar, “Circuit techniques for dynamic variation tolerance,” in proc. Design Automation Conference (DAC), 2009. [8] M. Sadi, L. Winemberg, M. Tehranipoor, “A robust digital sensor IP and sensor flow for in-situ path timing slack monitoring in SoCs,” in Proc. IEEE 33rd VLSI Test Symposium (VTS), 2015. [9] S. Sarrazin, S. Evain, I. Miro-Panades, L.A.D. B. Naviner, V. Gherman, “Flip-flop selection for in-situ slack-time monitoring based on activation probability of timing-critical paths,” in Proc. IEEE 20th Int. On-Line Testing Symposium (IOLTS), 2014. [10] A. Benhassain, F. Cacho, V. Huard, M. Saliva, L. Anghel, C. Parthasarathy, A. Jain, F. Giner, “Timing in-situ monitors: implementation strategy and applications results,” in Proc. IEEE Custom Integrated Circuits Conference (CICC), 2015. [11] L. Lai, V. Chandra, R. C. Aitken, P. Gupta, “SlackProbe: A flexible and efficient in situ timing slack monitoring methodology,” IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33(8): 1168-1179, 2014. [12] N. Pour Aryan, G. Georgakos, D. Schmitt-Landsiedel, “Reliability Monitoring of Digital Circuits by in situ Timing Measurement,” in Proc. 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2013. [13] D. Fick, N. Liu, Z. Foo, M. Fojtik, J. S. Seo, D. Sylvester, D. Blaauw, “In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter,” presented at the IEEE ISSCC, San Francisco, CA, USA, 2010. [14] X. Wang, M. Tehranipoor, R. Datta, “Path-RO: A novel on-chip critical path delay measurement under process variations,” presented at the IEEE/ACM ICCAD, San Jose, CA, USA, 2008. [15] H.A. Balef, H. Fatemi, K. Goossens, J.P.D. Gyvez, “Timing speculatoin with optimal In-Situ monitoring placement whithing-cycle error prevention,” IEEE Trans. Very Large Scale Integr. VLSI Syst., 27(5): 1206-1217, 2019. [16] H.A. Balef, K. Goossens, J.P.D. Gyvez, “Chip health tracking using dynamic In-Situ delay monitoring,” presented at the 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, May, 2019. [17] Y.G. Chen, I.C. Lin, Y.C. Wei, “A novel NBTI-Aware chip remaining lifetime prediction framework using machine learning,” presented at ISQED, Santa Clara, CA, USA, April, 2021. [18] F. Nakhaee, M. Kamal, A. Afzali-Kusha, M. Pedram, S.M. Fakhraie, H. Dorosti, “Lifetime improvement by exploiting aggressive voltage scaling during runtime of error-resilient applications,” Integr. VLSI J., 61: 29-38, 2018. [19] H. Reyserhove, W. Dehaene, “Design margin elimination through robust timing error detection at ultra-low voltage,” in Proc. IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2017. [20] Y. Sazeides, A. Bramnik, R. Gabor, C. Nicopoulos, R. Canal, D. Konstantinou, G. Dimitrakopoulos, “2D error correction for F/F based arrays using In-Situ Real-Time Error Detection (RTD),” in Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2020. [21] M. Faryabi, H. Dorosti, M. Modarresi, S.M. Fakhraie, “Process variation-aware approximation for efficient timing management of digital circuits,” in Proc. IEEE East-West Design and Test Symposium (EWDTS), 2015. [22] Z. Wang, A.C. Bovik, H.R. Sheikh, E. Simoncelli, "Image quality assessment: from error visibility to structural similarity," IEEE Trans. Image Process., 13: 600-612, 2004. [23] J. Rabaey, “Low Power Design Essentials,” Springer Science & Business Media, USA, 2009. [24] E. Karl, D. Blaauw, D. Sylvester, T. Mudge, “Reliability modeling and management in dynamic microprocessor-based systems,” in Proc. the 43rd ACM/IEEE in Design Automation Conference: 1057–1060, 2006. [25] F. Oboril, M.B. Tahoori, “Reducing wearout in embedded processors using proactive fine-grain dynamic runtime adaptation,” in Proc. the 17th IEEE European Test Symposium (ETS): 1–6, 2012. [26] B. Soltani, H. Dorosti, M. E. Salehi, S. M. Fakhraie, "Ultra-low-energy DSP processor design for many-core parallel applications," JECEI, 8 (1): 71-84, 2019. [27] H. Dorosti, et al., "Ultralow-energy variation-aware design: adder architecture study," IEEE Trans. Very Large Scale Integr. VLSI Syst., 24(3): 1165-1168, 2016. [28] A.Teymouri, H. Dorosti, M.E. Salehi, S.M. Fakhraie, “Energy-efficient variation-resilient high-throughput processor design,” JECEI, doi: 10.22061/JECEI.2021.8253.499, 2022. [29] M.B. Taylor, "A landscape of the new dark silicon design regime," Micro, IEEE Micro, 33(5): 8-19, 2013. [30] H. Esmaeilzadeh, et al., "Dark silicon and the end of multicore scaling," in Proc. 2011 38th Annual International Symposium on Computer Architecture (ISCA): 365-376, 2011.
آمار تعداد مشاهده مقاله: 197 تعداد دریافت فایل اصل مقاله: 142

سامانه مدیریت نشریات علمی. قدرت گرفته از سیناوب

پیوندهای مفید

پیوندهای مفید

اخبار و اعلانات

آمار

Adaptive Energy-Efficient Variation-Aware Dynamic Frequency Management