|تعداد مشاهده مقاله||2,477,515|
|تعداد دریافت فایل اصل مقاله||1,746,111|
|Journal of Electrical and Computer Engineering Innovations (JECEI)|
|مقاله 4، دوره 10، شماره 2، مهر 2022، صفحه 299-310 اصل مقاله (774.5 K)|
|نوع مقاله: Original Research Paper|
|شناسه دیجیتال (DOI): 10.22061/jecei.2021.8253.499|
|A. Teymouri1؛ H. Dorosti* 2؛ M. Ersali Salehi Nasab1؛ S.M. Fakhraie1|
|1Nano-Electronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran.|
|2Department of Computer Systems Architecture, Faculty of Computer Engineering, Shahid Rajaee Teacher Training University, Tehran, Iran.|
|تاریخ دریافت: 23 مرداد 1400، تاریخ بازنگری: 29 آبان 1400، تاریخ پذیرش: 30 آبان 1400|
|Background and Objectives: The future demands of multimedia and signal processing applications forced the IC designers to utilize efficient high performance techniques in more complex SoCs to achieve higher computing throughput besides energy/power efficiency improvement. In recent technologies, variation effects and leakage power highly affect the design specifications and designers need to consider these parameters in design time. Considering both challenges as well as boosting the computation throughput makes the design more difficult.|
Methods: In this article, we propose a simple serial core for higher energy/power efficiency and also utilize data level parallel structures to achieve required computation throughput.
Results: Using the proposed core we have 35% (75%) energy (power) improvement and also using parallel structure results in 8x higher throughput. The proposed architecture is able to provide 76 MIPS computation throughput by consuming only 2.7 pj per instruction. The outstanding feature of this processor is its resiliency against the variation effects.
Conclusion: Simple serial architecture reduces the effect of variations on design paths, furthermore, the effect of process variation on throughput loss and energy dissipation is negligible and almost zero. Proposed processor architecture is proper for energy/power constrained applications such as internet of things (IoT) and mobile devices to enable easy energy harvesting for longer lifetime.
|Massive Parallel Processing؛ SSTA؛ Ultra-low-energy؛ Variation-aware؛ High-throughput|
 J. Crop, et al., "Design automation methodology for improving the variability of synthesized digital circuits operating in the sub/near-threshold regime," in Proc. 2011 International Green Computing Conference and Workshops (IGCC): 1-6, 2011.
 J. Constantin, et al., "TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing," in Proc. 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC): 159-164, 2012.
 J.H.F. Constantin, "Application-specific processor design for low-complexity & low-power embedded systems," in Winter School on Design Technologies for Heterogeneous Embedded Systems (FETCH), 2013.
 Y. Kim, D. Shin, J. Lee, Y. Lee, H. J. Yoo, "14.3 A 0.55V 1.1mW artificial intelligence processor with PVT compensation for micro robots," in proc. IEEE International Solid-State Circuits Conference (ISSCC), 2016.
 H. Cherupalli, R. Kumar, J. Sartori, "Exploiting dynamic timing slack for energy efficiency in ultra-low-power embedded systems," in Proc. IEEE International Symposium on Computrer Architecture, 2016.
 R. Uytterhoeven, W. Dehaene, "A Sub 10 pJ/Cycle Over a 2 to 200 MHz Performance Range RISC-V Microprocessor in 28nm FDSOI," in Proc. IEEE 44thEuropean Solid-State Circuits Conference (ESSCIRC), 2018.
 V. Kartsch, M. Guermandi, S. Benatti, F. Montagna, L. Benini, "An Energy-Efficient IoT node for HMI applications based on an ultra-low power multicore processor," in Proc. IEEE Sensors Applications Symposium (SAS), 2019.
 M. Eggimann, S. Mach, M. Magno, L. Benini, "A risc-v based open hardware platform for always-on wearable smart sensing," in Proc. IEEE 8thInternational Workshop Advances in Sensors and Interfaces (IWASI), 2019.
 M. Wang, N. Yu, W. Ma, Q. Sheng, W. Zhang, Z. Huang, " An ultra low-power processor with dynamic regfile configuration," in Proc. 2018 IEEE International Conference on Solid-State and Integrated Circuits Technology (ICSICT): 1-3, 2018.
 P. Meinerzhagen, S.M. Sherazi, A. Burg, J.N. Rodrigues, “Benchmarking of standard-cell based memories in the sub-vt domain in 65-nm CMOS technology,” IEEE J. Emerging Sel. Top. Circuits Syst., 1(2): 173-182, 2011.
 S. Yin, P. Ouyang, J. Yang, T. Lu, X. Li, L. Liu, S. Wei, "An ultra-high energy-efficient reconfigurable processor for deep neural networks with binary/ternary weights in 28nm CMOS," in Proc. IEEE Symposium on VLSI Circuits: 37-38, 2018.
 B. Zhai, S. Pant, L. Nazhandali, S. Hanson, J. Olson, A. Reeves, M. Minuth, R. Helfand, T. Austin, D. Sylvester, D. Blaauw, “Energy-efficient subthreshold processor design,” IEEE Trans. Very Large Scale Integr. VLSI Syst., 17 (8): 1127-1137, 2009.
تعداد مشاهده مقاله: 259
تعداد دریافت فایل اصل مقاله: 150