|تعداد مشاهده مقاله||2,474,470|
|تعداد دریافت فایل اصل مقاله||1,744,195|
|Journal of Electrical and Computer Engineering Innovations (JECEI)|
|مقاله 5، دوره 7، شماره 2، مهر 2019، صفحه 173-182 اصل مقاله (1.31 M)|
|نوع مقاله: Original Research Paper|
|شناسه دیجیتال (DOI): 10.22061/jecei.2020.6673.333|
|A. Mouri Zadeh Khaki1؛ E. Farshidi* 1، 2؛ K. Ansari Asl1، 2|
|1Department of Electrical Engineering, Mahshahr Branch, Islamic Azad University, Mahshahr, Iran.|
|2Department of Electrical Engineering, Faculty of Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran.|
|تاریخ دریافت: 27 تیر 1397، تاریخ بازنگری: 09 اسفند 1397، تاریخ پذیرش: 09 خرداد 1398|
|Background and Objectives: Beside acceptable performance, power consumption and chip area are important issues in embedded systems that should be taken into consideration.|
Methods: In this paper, a novel continuous-time 1-1 MASH ∆∑ Time-to-digital converter (TDC) is presented. Since the proposed design utilizes 12-bit quantizer based on Gated Switched-Ring Oscillator (GSRO) for both stages, it has been implemented all-digitally. By using a novel structure, only one multi-bit counter is employed for both stages, therefore the required hardware for implementation of this work is much less than conventional TDCs. As a result, complexity, chip area and power consumption would decrease considerably.
Results: We implemented the proposed design prototype on an Altera Stratix IV FPGA board. Measured results demonstrate that although this work uses less complex architecture in comparison with previous works, it provides appropriate performance such as 60.7 dB SNR within 8 MHz signal bandwidth at 400 MHz sampling rate while consuming 2.79 mW.
Conclusion: Experimental results reveals suitability of the proposed TDC to be incorporated in fast and accurate applications such as ADPLLs and high-resolution photoacoustic tomography. Also, by adjusting the proposed novel structure with more stages higher order of noise-shaping can be attained to enhance SNR and time-resolution further.
|Delta-sigma modulation؛ Gated Switched-Ring Oscillator (GSRO)؛ Multi-stage-noise-shaping (MASH)؛ Oversampling؛ Voltage-Controlled Oscillator (VCO)|
 J. S. Kim et al., “A 300-MS/s, 1.76-ps-resolution, 10-b asynchronous pipelined time-to-digital converter with on-chip digital background calibration in 0.13-m CMOS,” IEEE J. Solid-State Circuits, 48(2): 516–526, 2013.
 B. Young et al., “A 2.4 ps resolution 2.1 mW second-order noiseshaped time-to-digital converter with 3.2 ns range in 1 MHz bandwidth,” in Proc. IEEE custom integrated circuits conference (CICC), San Jose, CA, USA, 2010.
 A. Elshazly et al., “A 13 b 315 fsrms 2 mW 500 MS/s 1 MHz bandwidth highly digital time-to-digital converter using switched ring oscillators,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA, USA, 2012.
 T. Konishi et al., “A 61-dB SNDR 700 second-order all-digital TDC with low-jitter frequency shift oscillator and dynamic flipflops,” in Proc. IEEE Symp. on VLSI Circuits (VLSIC) Dig. Tech. Papers, Honolulu, HI, USA, 2012.
 W. Yu, K. S. Kim, S. H. Cho, “A 148 fsrms integrated noise 4 MHz bandwidth second-order ∆∑ time-to-digital converter with gated switched-ring oscillator,” IEEE Trans. Circuits Syst. I, Reg. Papers, 61(8): 2281–2289, 2014.
 W. Yu, K. S. Kim, S. H. Cho, “A 0.22 psrms Integrated Noise 15 MHz Bandwidth Fourth-Order ΔΣ Time-to-Digital Converter Using Time-Domain Error-Feedback Filter,” IEEE Journal of solid-state circuits, 50(5): 1251–1262, 2015.
 Q. Liu, A. Edward, D. Zhou, J. Silva-Martinez, “A Continuous-Time MASH 1-1-1 Delta–Sigma Modulator with FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 26(4): 756–767, 2018.
 M.B. Dayanik, D. Weyer, M.P. Flynn, “A 5GS/s 156MHz BW 70dB DR continuous-time sigma-delta modulator with time-interleaved reference data-weighted averaging,” In Proc. Symposium on VLSI Circuits (VLSIC), Kyoto, Japan, 2017.
 A. Edward, Q. Liu, C. Briseno-Vidrios, M. Kinyua, E.G. Soenen, A.I. Karşılayan, J. Silva-Martinez, “A 43-mW MASH 2-2 CT PD Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS,” IEEE J. Solid State Circuits, 52(2): 448–459, 2017.
 H. Li, L. Breyne, J. Van Kerrebrouck, M. Verplaetse, C.Y. Wu, P. Demeester, G. Torfs, “A 21-GS/s Single-Bit Second-Order Delta–Sigma Modulator for FPGAs,” IEEE Trans. Circuits Syst. II Express Briefs, 66(3): 482–486, 2019.
تعداد مشاهده مقاله: 512
تعداد دریافت فایل اصل مقاله: 326