|تعداد مشاهده مقاله||2,423,943|
|تعداد دریافت فایل اصل مقاله||1,709,490|
|Journal of Electrical and Computer Engineering Innovations (JECEI)|
|مقاله 5، دوره 7، شماره 1، فروردین 2019، صفحه 27-33 اصل مقاله (975.48 K)|
|نوع مقاله: Original Research Paper|
|شناسه دیجیتال (DOI): 10.22061/jecei.2019.5739.252|
|M. Karbalaei1؛ D. Dideban* 2؛ N. Moezi3|
|1Institute of nanoscience and nanotechnology, University of Kashan, Kashan, Iran.|
|2Department of Electrical and Computer Engineering, University of Kashan, Kashan, Iran|
|3Department of Electronics, Technical and Vocational University, Kashan, Iran|
|تاریخ دریافت: 10 اسفند 1396، تاریخ بازنگری: 01 تیر 1397، تاریخ پذیرش: 06 آبان 1397|
|Background and Objectives: In this work, a dual workfunction gate-source pocket-retrograde doping-tunnel field effect transistor (DWG SP RD-TFET) is proposed and investigated.|
Methods: The dual workfunction gate-source pocket-retrograde doping-tunnel field effect transistor is a Silicon-channel TFET with two isolated metal gates (main gate and auxiliary gate) and a source pocket in the channel close to the source-channel junction to increase the carrier tunneling rate.
Results: For further enhancement in the tunneling rate, source doping near the source-channel junction, i.e., underneath the auxiliary gate is heavily doped to create more band bending in energy band diagram. Retrograde doping in the channel along with auxiliary gate over the source region also improve device subthreshold swing and leakage current. Based on our simulation results, excellent electrical characteristics with ION/IOFF ratio > 109, point subthreshold swing (SS) of 6 mV/dec and high gm/ID ratio at room temperature shows that this tunneling FET can be a promising device for low power applications
Conclusion: In order to increase the ON-current in this device, we utilized several methods including incorporation of high-K material in top oxide, source pocket in channel and a thin auxiliary gate with high workfunction over the source region. Incorporating auxiliary gate over the source also caused a barrier formation in the energy band diagram profile of this device which it leds electron concentration in the channel, subthreshold swing and OFF-current to be reduced.
|Tunnel Field Effect Transistor (TFET)؛ Subthreshold Swing (SS)؛ Source pocket؛ Isolated gates؛ Retrograde doping|
 N. S. Shahraki, S. H. Zahiri, “Low-Area/Low-Power CMOS Op-Amps design based on total optimality index using reinforcement learning approach,” Journal of Electrical and Computer Engineering Innovations, 6(2): 193-208, 2018.
 M. Shaveisi, A. Rezaei, “Performance analysis of reversible sequential circuits based on carbon nanotube field effect transistors (CNTFETs),” Journal of Electrical and Computer Engineering Innovations, 6(2): 167-178, 2018.
 R. Jhaveri, V. Nagavarapu, and J. C. Woo, “Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor,” IEEE Transactions on Electron Devices, 58(1): 80-86, 2011.
 K. Gopalakrishnan, P. B. Griffin, J. D. Plummer, “I-MOS: A novel semiconductor device with a subthreshold slope lower than kT/q,” in Proc. Digest. International Electron Devices Meeting): 289-292, 2002.
 H. Kam, D. T. Lee, R. T. Howe, T.-J. King, “A new nano-electro-mechanical field effect transistor (NEMFET) design for low-power electronics,” in Proc. IEEE International Electron Devices Meeting: 463-466, 2005.
 G. Zhou, Y. Lu, R. Li, Q. Zhang, W. S. Hwang, Q. Liu, T. Vasen. C. Chen, H. Zhu, J.M Kuo, S. Koswatta, T. Kosel, M. Wistey, P. Fay, A. Seabaugh, H. Xing, “Vertical InGaAs/InP tunnel FETs with tunneling normal to the gate,” IEEE Electron Device Letters, 32(11): 1516-1518, 2011.
 D. S. Yadav, D. Sharma, B. R. Raad, V. Bajaj, “Dual workfunction hetero gate dielectric tunnel field-effect transistor performance analysis,” in Proc. International Conference on Advanced Communication Control and Computing Technologies (ICACCCT): 26-29, 2016.
 M. Shirazi, A. Hassanzadeh, “Design of a low voltage low power self-biased OTA using independent gate FinFET and PTM models,” AEU-International Journal of Electronics and Communications, 82: 136-144, 2017.
 N. B. Bousari, M. K. Anvarifard, S. Haji-Nasiri, “Improving the Electrical Characteristics of Nanoscale Triple-Gate Junctionless FinFET Using Gate Oxide Engineering,” AEU-International Journal of Electronics and Communications, 108: 226-234, 2019.
 A. Shaker, M. El Sabbagh, M. M. El-Banna, “Influence of drain doping engineering on the ambipolar conduction and high-frequency performance of TFETs,” IEEE Transactions on Electron Devices, 64: 3541-3547, 2017.
 T. Krishnamohan, D. Kim, S. Raghunathan, K. Saraswat, “Double-Gate strained-ge heterostructure tunneling FET (TFET) with record high drive currents and ≪60mV/dec subthreshold slope,” in Proc. IEEE International Electron Devices Meeting: 1-3, 2008.
 N. Dagtekin, A. M. Ionescu, “Impact of super-linear onset, off-region due to uni-directional conductance and dominant cgd on performance of TFET-based circuits,” IEEE Journal of the Electron Devices Society, 3(3): 233-239, 2014.
 S. Saurabh, M. J. Kumar, “Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor: Theoretical investigation and analysis,” Japanese Journal of Applied Physics, 48(6): 1-7, 2009.
تعداد مشاهده مقاله: 698
تعداد دریافت فایل اصل مقاله: 885