انتشارات دانشگاه تربیت دبیر شهید رجائی

  اخبار و اعلانات

 آمار

تعداد نشریات11
تعداد شماره‌ها226
تعداد مقالات2,280
تعداد مشاهده مقاله3,462,864
تعداد دریافت فایل اصل مقاله2,532,088
Khoshnoud, Mostafa, Anisheh, Seyed Mahmoud, Radmehr, Mehdi. (1404). Design of Low-Power Flash Time-to-digital Converter using Transmission Gate-Based D Flip-Flops and Body-Biased Delay Cells. فناوری آموزش, (), 1-10. doi: 10.22061/jecei.2025.11632.823
Mostafa Khoshnoud; Seyed Mahmoud Anisheh; Mehdi Radmehr. "Design of Low-Power Flash Time-to-digital Converter using Transmission Gate-Based D Flip-Flops and Body-Biased Delay Cells". فناوری آموزش, , , 1404, 1-10. doi: 10.22061/jecei.2025.11632.823
Khoshnoud, Mostafa, Anisheh, Seyed Mahmoud, Radmehr, Mehdi. (1404). 'Design of Low-Power Flash Time-to-digital Converter using Transmission Gate-Based D Flip-Flops and Body-Biased Delay Cells', فناوری آموزش, (), pp. 1-10. doi: 10.22061/jecei.2025.11632.823
Khoshnoud, Mostafa, Anisheh, Seyed Mahmoud, Radmehr, Mehdi. Design of Low-Power Flash Time-to-digital Converter using Transmission Gate-Based D Flip-Flops and Body-Biased Delay Cells. فناوری آموزش, 1404; (): 1-10. doi: 10.22061/jecei.2025.11632.823

Design of Low-Power Flash Time-to-digital Converter using Transmission Gate-Based D Flip-Flops and Body-Biased Delay Cells

Journal of Electrical and Computer Engineering Innovations (JECEI)
مقالات آماده انتشار، پذیرفته شده، انتشار آنلاین از تاریخ 14 اردیبهشت 1404
نوع مقاله: Original Research Paper
شناسه دیجیتال (DOI): 10.22061/jecei.2025.11632.823
نویسندگان
Mostafa Khoshnoud؛ Seyed Mahmoud Anisheh* ؛ Mehdi Radmehr
Faculty of Electrical Engineering - Sari Branch, Islamic Azad University, Sari, Iran.
تاریخ دریافت: 24 دی 1403،  تاریخ بازنگری: 23 فروردین 1404،  تاریخ پذیرش: 29 فروردین 1404 
چکیده
Background and Objectives: A Time-to-Digital Converter (TDC) is a fundamental electronic component that converts time intervals into digital representations. It plays a critical role in high-precision applications such as particle physics experiments, time-of-flight measurements, and the processing of high-frequency signals in communication systems. This paper presents a comprehensive study on the design and simulation of two innovative low-power TDC architectures.
Methods: The approach introduces a novel low-power D Flip-Flop (D-FF) circuit using transmission gates (TG) and CMOS inverters to reduce power consumption while maintaining high performance. Specialized low-power delay cells are proposed for Flash TDC implementation. Detailed simulations were conducted using Cadence software with a 0.18 μm CMOS fabrication process at a supply voltage of 1.8 V.
Results: The results demonstrate significant improvements in power efficiency and performance metrics, indicating the potential of the proposed TDC designs for future applications requiring precise temporal measurements. The Figure of Merit (FOM) values of the two proposed structures are 0.033 and 0.020, respectively.
Conclusion: Power consumption in TDCs is a critical factor, as it directly influences the overall efficiency of electronic systems. Reducing power consumption can lead to decreased energy use, improved thermal management, and an extended lifespan for devices. Conversely, higher power consumption can generate excessive heat, which can negatively impact the system's performance and reliability. Thus, it is vital to strike an optimal balance between accuracy and power consumption in TDCs to enhance the longevity of electronic devices. This paper presents the design of delay cell circuits and a D-FF using a 0.18 µm CMOS process with a 1.8 V supply voltage. The power consumption of the proposed delay cells has been minimized through the application of the body bias technique. The performance of the delay cell has been evaluated in flash TDC circuits, and the results demonstrate the effective performance of the proposed structures.
کلیدواژه‌ها
Time Mode Signal Processing؛ Time-to-digital Converter؛ D Flip-Flop؛ Delay Cells
مراجع

[1] M. R. B. Wagner, D. Vogrig, P. Villoresi, G. Vallone, A. Stanco, “A time-to-digital converter with steady calibration through single-photon detection,” arXiv:2406.01293, 2024.

[2] M. Lui, B. Wang, Y. Xi, C. Zhang, “A 1.3mW 8-bit Two-step Time-to-digital converter,” in Proc. 2021 9th International Symposium on Next Generation Electronics (ISNE): 1-4, 2021.

[3] S. Carrier et al., “Towards a multi-pixel photon-to-digital converter for time-bin quantum key distribution,” Sensors, 23(7): 3376, 2023.

[4] H. Dehbovid, H. Adarang, M. B. Tavakoli, “Nonlinear analysis of VCO jitter generation using Volterra series,” COMPEL – Int. J. Comput. Math. Electr. Electron. Eng., 37(2): 755-771, 2018.

[5] A. Hamza, S. Ibrahim, M. El-Nozahi, M. Dessouky, “A low-power, 9-Bit, 1.2 ps resolution two-step time-to-digital converter in 65 nm CMOS,” in Proc. 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS): 1-4, 2015.

[6] B. Kim, H. Kim, C. H. Kim, “An 8bit, 2.6ps two-step TDC in 65nm CMOS employing a switched ring-oscillator based time amplifier,” in Proc. IEEE Custom Integrated Circuits Conference (CICC), 2015.

[7] R. Mahima, D. Muralidharan, “A low power vernier Time-To-Digital converter using adiabatic logic,” in Proc. 2017 International Conference on Networks & Advances in Computational Technologies (NetACT): 90-94, 2017.

[8] P. Teichmann, Adiabatic Logic, Future Trend and System Level Perspective, Springer, Dordrecht, Netherlands, 2011.

[9] D. Patel, Dr. S. R. P. Sinha, M. Shree, "Adiabatic logic circuits for low power VLSI applications," Int. J. Sci. Res. (IJSR), 5(4): 1585-1589, 2016.

[10] H. Saxena, Akansha, V. Chaudhary, “Low power adiabatic logic circuits analysis,” Int. J. Adv. Res. Sci. Eng. (IJARSE), 2(5): 84-93, 2013.

[11] M. Sanadhya, M. Vinoth Kumar, "Recent development in efficient adiabatic logic circuits and power analysis with CMOS logic," Procedia Comput. Sci., 57: 1299-1307, 2015.

[12] N. R. Patel, S. K. Hadia, “Adiabatic logic for low power application using design 180nm technology,” Int. J. Comput. Trends Technol. (IJCTT), 4(4): 800-804, 2013.

[13] M. Kim, K. S. Son, N. Kim, C. H. Rho, J. K. Kang, “A two-step time-to-digital converter using ring oscillator time amplifier,” in Proc. 2018 International SoC Design Conference (ISOCC): 143-144, 2018.

[14] N. Andersson, M. Vesterbacka, “A Vernier time-to-digital converter with delay latch chain architecture,” IEEE Trans. Circuits Syst. II-Exp. Briefs, 61(10): 773-777, 2014.

[15] M. M. Z. Xu, A. Matsuzawa, “Picosecond resolution time-to-digital converter using gm-C integrator and SAR-ADC,” IEEE Trans. Nucl. Sci., 61(2): 852-859, 2014.

[16] P. Keränen, J. Kostamovaara, “A wide range, 4.2 ps (rms) precision cmos tdc with cyclic interpolators based on switched-frequency ring oscillators,” IEEE Trans. Circuits Syst. I- Reg. Papers, 62(12): 2795 - 2805, 2015.

[17] V. N. Nguyen, J. W. Lee, “A low power two-step cyclic time-to-digital converter without startup time error in 180 nm CMOS,” in Proc. 2018 2nd International Conference on Recent Advances in Signal Processing, Telecommunications & Computing (SigTelCom): 116-120., 2018.

[18] D. Genschow, “A time to digital converter for use in ultra wide band Radar sensor nodes,” in Proc. 2015 IEEE Topical Conference on Wireless Sensors and Sensor Networks (WiSNet): 38-40, 2015.

[19] A. R. Palaniappan, L. Siek, “A 0.6 V, 1.74 ps Resolution capacitively boosted time-to-digital converter in 180 nm CMOS,” in Proc. 2019 IEEE International Symposium on Circuits and Systems (ISCAS): 1-4, 2019.

[20] M. Kim, H. Lee, J.-K. Woo, N. Xing, M. O. Kim, S. Kim, “A low-cost and low-power time-to-digital converter using triple-slope time stretching,” IEEE Trans. Circuits Syst. II Express Briefs, 58(3): 169-173, 2011.

[21] K. H. Cheng, C. C. Hu, J. C. Liu, H. Y. Huang, “A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop,” in Proc. 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems: 285-88, 2010.

[22] M. Fathi, S. Sheikhaei, “A SAR ADC based time-to-digital converter in CMOS technology,” in Proc. 2020 28th Iranian Conference on Electrical Engineering (ICEE): 1-5, 2020.

[23] D. Koscielnik, M. Miskowicz, J. Szyduczynski, D. Rzepka, “Optimizing time-to-digital converter architecture for successive approximation time measurements,” in Proc. 2013 IEEE Nordic-Mediterranean Workshop on Time-to-Digital Converters (NoMe TDC): 1-8, 2013.

[24] Y. C. Lin, H. W. Tsao, “A high-speed high-accuracy voltage-to-time-difference converter for time domain analog-to-digital converters,” in Proc. 2015 IEEE International Symposium on Circuits and Systems (ISCAS): 2285-2288, 2015.

[25] M. Santos, N. Horta, J. Guilherme, “An 8bit logarithmic AD converter Using cross-coupled inverters and a time-to-digital converter,” in Proc. 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME): 1-4, 2016.

[26] S. M. Anisheh, H. Abbasizadeh, H. Shamsi, C. Dadkhah, K. Y. Lee, “98-dB gain class-AB OTA with 100 pF load capacitor in 180-nm digital CMOS process,” IEEE Access, 7: 17772-17779, 2019.

[27] S. M. Anisheh, H. Abbasizadeh, H. Shamsi, C. Dadkhah, K. Y. Lee, “A 84 dB DC-Gain Two-Stage Class-AB OTA,” IET Circuits Devices Syst., 13(5): 614-621, 2019.

[28] S. Ghorbanzadeh, H. Dehbovid, A. Ghorbani, M. Abedi Pahnekola, “Two-stage class-AB OTA with improved specifications,” Analog Integr. Circuits Signal Process., 111(2): 159-168, 2022.

[29] R. J. Baker, CMOS: Circuit Design, Layout, and Simulation, 4th ed. Hoboken, NJ: Wiley-Blackwell, 2019.

[30] J. Eusébio, L. B. Oliveira, L. M. Pires, J. P. Oliveira, “A 0.5 V ultra-low power quadrature ring oscillator,” Technological Innovation for Collective Awareness Systems, Berlin, Heidelberg: Springer Berlin Heidelberg, pp. 575-581, 2014.

[31] S. Gupta, N. Saxena, “Design of a power efficient D-flip flop using AVL technique,” Eur. J. Adv. Eng. Technol., 2(12): 75-78, 2015.

آمار
تعداد مشاهده مقاله: 310


سامانه مدیریت نشریات علمی. طراحی و پیاده سازی از سیناوب