دانشگاه تربیت دبیر شهید رجائی
انتشارات دانشگاه تربیت دبیر شهید رجائی

  اخبار و اعلانات

 آمار

تعداد نشریات11
تعداد شماره‌ها221
تعداد مقالات2,210
تعداد مشاهده مقاله3,235,133
تعداد دریافت فایل اصل مقاله2,326,387
Anisheh, S. M., Tavassoli, E., Radmehr, M.. (1404). A Second Generation Current Conveyor Employing a Flipped Voltage Follower and Improved DC Voltage Gain Operational Transconductance Amplifier. فناوری آموزش, 13(2), 455-462. doi: 10.22061/jecei.2025.11326.795
S. M. Anisheh; E. Tavassoli; M. Radmehr. "A Second Generation Current Conveyor Employing a Flipped Voltage Follower and Improved DC Voltage Gain Operational Transconductance Amplifier". فناوری آموزش, 13, 2, 1404, 455-462. doi: 10.22061/jecei.2025.11326.795
Anisheh, S. M., Tavassoli, E., Radmehr, M.. (1404). 'A Second Generation Current Conveyor Employing a Flipped Voltage Follower and Improved DC Voltage Gain Operational Transconductance Amplifier', فناوری آموزش, 13(2), pp. 455-462. doi: 10.22061/jecei.2025.11326.795
Anisheh, S. M., Tavassoli, E., Radmehr, M.. A Second Generation Current Conveyor Employing a Flipped Voltage Follower and Improved DC Voltage Gain Operational Transconductance Amplifier. فناوری آموزش, 1404; 13(2): 455-462. doi: 10.22061/jecei.2025.11326.795

A Second Generation Current Conveyor Employing a Flipped Voltage Follower and Improved DC Voltage Gain Operational Transconductance Amplifier

Journal of Electrical and Computer Engineering Innovations (JECEI)
مقاله 17، دوره 13، شماره 2، مهر 2025، صفحه 455-462    اصل مقاله (851.17 K)
نوع مقاله: Original Research Paper
شناسه دیجیتال (DOI): 10.22061/jecei.2025.11326.795
نویسندگان
S. M. Anisheh* ؛ E. Tavassoli؛ M. Radmehr
Department of Electrical Engineering, Sari Branch, Islamic Azad University, Sari, Iran.
تاریخ دریافت: 14 آبان 1403،  تاریخ بازنگری: 08 اسفند 1403،  تاریخ پذیرش: 19 اسفند 1403 
چکیده
Background and Objectives: The background of this research is the significance of current conveyors as essential building blocks in current-mode circuits. The objective is to design and simulate a second generation current conveyor (CCII) in a 180-nm CMOS process, aiming to achieve low impedance, accurate voltage copying, and high DC voltage gain.
Methods: The proposed CCII design utilizes a flipped voltage follower (FVF) to provide low impedance. A novel operational transconductance amplifier (OTA) is introduced to accurately copy the voltage within the circuit. This OTA employs a positive feedback technique to increase its output resistance, thereby enhancing DC voltage gain and reducing input impedance. The performance of the presented CCII is evaluated through simulations in a 180-nm CMOS technology using Cadence software.
Results: The simulation results show the successful operation of the CCII circuit. Key performance metrics include voltage and current tracking errors of 0.3% and 0.1%, respectively, and a bandwidth of 1.4 GHz.
Conclusion: The research concludes that a new OTA and CCII have been successfully simulated in a 180-nm CMOS process. The proposed CCII design, based on FVF and a novel OTA with positive feedback, achieves improved DC voltage gain without compromising other specifications like power consumption, UGBW, and stability. The tracking errors in the proposed method are lower compared to existing approaches.
کلیدواژه‌ها
Current-mode Circuit؛ Second-generation Current Conveyor؛ Flipped Voltage Follower؛ Operational Amplifier
مراجع

[1] K. C. Smith, A. Sedra, “The current conveyor—A new circuit building block,” Proc. IEEE, 56(8): 1368-1369, 1968.

[2] G. Yun et al., “An ultrasound receiver with bandwidth-enhanced current conveyor and element-level ultrasound transmitter for ultrasound imaging systems,” IEEE Solid-State Circuits Lett., 7: 98-101, 2024.

[3] M. Kumngern, F. Khateb, T. Kulej, “Low-voltage low-power differential difference current conveyor transconductance amplifier and its application to a versatile analog filter,” IEEE Access, 12: 92523-92535, 2024.

[4] N. M. Edward, Y. H. Ghallab, H. Mostafa, Y. I. Ismail, “A CMOS based operational floating current conveyor and its applications,” in Proc.  IEEE International Conference on Electronics, Circuits, and Systems (ICECS): 494-495, 2015.

[5] N. M. Edward, Y. H. Ghallab, H. Mostafa, Y. I. Ismail, “A CMOS based operational floating current conveyor,” in Proc. IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 2015.

[6] G. Palmisano, G. Palumbo, “A simple cmos CCII+,” Int. J. Circuit Theory Appl., 23(6): 599-603, 1995.

[7] H. M. Hassan, A. M. Soliman, “Novel cmos realizations of the operational floating conveyor and applications,” J. Circuits Syst. Comput., 14(6): 1113-1143, 2005.

[8] D. Nand, N. Pandey, R. Pandey, S. Jindal, “Operational floating current conveyor based digitally controlled hearing aid,” in Proc.  5th International Conference on Signal Processing and Integrated Networks (SPIN): 647-651, 2018.

[9] F. Elsayed, M. Rashdan, M. Salman “CMOS operational floating current conveyor circuit for instrumentation amplifier application,” Int. J. Electr. Electron. Eng. Telecommun., 9(5): 317-323, 2020.

[10] N. Pandey, P. Tripathi, R. Pandey, R. Batra, “OFCC based logarithmic amplifier,” in Proc. International Conference on Signal Processing and Integrated Networks (SPIN): 522-525, 2014.

[11] R. S. Assaad, J. Silva-Martinez, “The recycling folded cascode: A general enhancement of the folded cascode amplifier‚” IEEE J. Solid-State Circuits, 44(9): 2535-2542, 2009.

[12] N. Ning, F. Yang, S. Zhiling, L. Rui, W. Shuangyi, “A low-sensitivity negative resistance load fully differential OTA under low voltage 40nm CMOS logic process‚” Chinese scientific papers: 1-7, 2010.

[13] A. Dabas, S. Kumari, M. Gupta, R. Yadav, “Design and analysis of class AB RFC OTA with improved performance,” in Proc. 8th International Conference on Signal Processing and Communication (ICSC): 582-586, 2022.

[14] M. Anand, Anushree, J. Dhanoa, “Gain and gain-bandwidth enhancement of recyclic folded cascode OTA using floating voltage source,” in Proc. IEEE Delhi Section Conference (DELCON): 1-5, 2022.

[15] C. Taol, L. Lei, Z. Chen, Z. Hong, Y. Huang, “A 50MHz bandwidth TIA based on two stage pseudo-differential OTA with cascode negative resistance and R-C compensation technique,” in Proc. IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS): 1-4, 2022.

[16] S. Adibi, R. Rubino, P. Toledo, and P. Crovetti, “Design of an analog and of a digital-based OTA in flexible integrated circuit technology,” in Proc. 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS): 1-4, 2022.

[17] S. M. Anisheh, H. Shamsi, “Two-stage class-AB OTA with enhanced DC gain and slew rate,” Int. J. Electron. Lett., 5(4): 438-448, 2017.

[18] R. G. Carvajal et al., “The flipped voltage follower: a useful cell for low-voltage low-power circuit design,” IEEE Trans. Circuits Syst. I Regul. Pap., 52(7): 1276-1291, 2005.

[19] S. M. Anisheh, H. Abbasizadeh, H. Shamsi, C. Dadkhah, K. Y. Lee, “84 dB DC‐gain two‐stage class‐AB OTA,” IET Circuits Devices Syst., 13(5): 614-621, 2019.

[20] S. M. Anisheh, H. Abbasizadeh, H. Shamsi, C. Dadkhah, K. Y. Lee, “98-dB gain class-AB OTA with 100 pF load capacitor in 180-nm digital CMOS process,” IEEE Access,7: 17772-17779, 2019.

[21] S. M. Anisheh, H. Shamsi, M. Mirhassani, “Positive feedback technique and split‐length transistors for DC‐gain enhancement of two‐stage op‐amps,” IET Circuits Devices Syst., 11(6): 605-612, 2017.

[22] K. P. Ho, C. F. Chan, C. S. Choy, K. P. Pun, “Reversed nested Miller compensation with voltage buffer and nulling resistor,” IEEE J. Solid-State Circuits, 38(10): 1735-1738, 2003.

[23] A. D. Grasso, G. Palumbo, S. Pennisi, “Advances in reversed nested miller compensation,” IEEE Trans. Circuits Syst. I, Regul. Pap., 54(7): 1459-1470, 2007.

[24] V. Michal, “OTA slew-rate and bandwidth enhancement based on dynamic input-overdriven current mirror,” in Proc. International Conference on Applied Electronics (AE): 1-4, 2023.

[25] P. Li, L. Luo, Q. Wei, “A CLASS AB operational transconductance amplifier (OTA) with a slew rate enhancement (SRE) auxiliary circuit,” in Proc. 3rd International Conference on Communication Technology and Information Technology (ICCTIT): 20-23, 2023.

[26] S. L. Tripathi, B. Raj, S. Verma, V. Narula, S. Saxena, “High gain multistage CMOS amplifier design at 45nm technology node,” in Proc. IEEE Devices for Integrated Circuit (DevIC): 237-242, 2023.

[27] S. Choudhary, R. Chowdhury, T. Sharma, “Comparative analysis of operational transconductance amplifiers (OTA) for biomedical applications,” in Proc. International Conference on Circuit Power and Computing Technologies (ICCPCT): 1330-1334, 2023.

[28] R. Jayachandran, E. B. Kumaradhas, A. S, “Design of second order low pass filter using inverter-based CMOS operational transconductance amplifier (OTA) through gm/ID methodology,” in Proc.  IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON): 519-524, 2024.

[29] S. Nasabi, S. S. Kotbagi, S. Javalagi, M. M, R. R. Patgar, B. A. Gunhalkar, “Design of operational transconductance amplifier (OTA) for 1.2V bandgap reference (BGR),” in Proc. 4th International Conference on Intelligent Technologies (CONIT): 1-6,  2024.

[30] S. Dutta, R. Ranjan, P. Kumari, P. Sinha, R. K. Ranjan, D. K. Singh, “Operational transconductance amplifier (OTA) based dual mode Multiphase Oscillator,” in Proc. 5th International Conference on Recent Trends in Computer Science and Technology (ICRTCST): 332-337, 2024.

 

آمار
تعداد مشاهده مقاله: 180
تعداد دریافت فایل اصل مقاله: 4


سامانه مدیریت نشریات علمی. طراحی و پیاده سازی از سیناوب