دانشگاه تربیت دبیر شهید رجائی
انتشارات دانشگاه تربیت دبیر شهید رجائی

  اخبار و اعلانات

 آمار

تعداد نشریات11
تعداد شماره‌ها210
تعداد مقالات2,098
تعداد مشاهده مقاله2,877,867
تعداد دریافت فایل اصل مقاله2,085,762
Yaseri, A., Maghami, M. H., Radmehr, M.. (1403). A Fast and Accurate Yield Optimization Method for Designing Operational Amplifier Using Multi-Objective Evolutionary Algorithm Based on Decomposition. فناوری آموزش, 13(1), 43-56. doi: 10.22061/jecei.2024.10814.737
A. Yaseri; M. H. Maghami; M. Radmehr. "A Fast and Accurate Yield Optimization Method for Designing Operational Amplifier Using Multi-Objective Evolutionary Algorithm Based on Decomposition". فناوری آموزش, 13, 1, 1403, 43-56. doi: 10.22061/jecei.2024.10814.737
Yaseri, A., Maghami, M. H., Radmehr, M.. (1403). 'A Fast and Accurate Yield Optimization Method for Designing Operational Amplifier Using Multi-Objective Evolutionary Algorithm Based on Decomposition', فناوری آموزش, 13(1), pp. 43-56. doi: 10.22061/jecei.2024.10814.737
Yaseri, A., Maghami, M. H., Radmehr, M.. A Fast and Accurate Yield Optimization Method for Designing Operational Amplifier Using Multi-Objective Evolutionary Algorithm Based on Decomposition. فناوری آموزش, 1403; 13(1): 43-56. doi: 10.22061/jecei.2024.10814.737

A Fast and Accurate Yield Optimization Method for Designing Operational Amplifier Using Multi-Objective Evolutionary Algorithm Based on Decomposition

Journal of Electrical and Computer Engineering Innovations (JECEI)
مقاله 4، دوره 13، شماره 1، فروردین 2025، صفحه 43-56    اصل مقاله (2.61 M)
نوع مقاله: Original Research Paper
شناسه دیجیتال (DOI): 10.22061/jecei.2024.10814.737
نویسندگان
A. Yaseri1؛ M. H. Maghami* 2؛ M. Radmehr1
1Department of Electrical Engineering, Sari Branch, Islamic Azad University, Sari, Iran.
2Research Laboratory for Integrated Circuits, Faculty of Electrical Engineering, Shahid Rajaee Teacher Training University.
تاریخ دریافت: 17 اردیبهشت 1403،  تاریخ بازنگری: 23 مرداد 1403،  تاریخ پذیرش: 03 شهریور 1403 
چکیده
Background and Objectives: In recent years, the electronics industry has experienced rapid expansion, leading to increased concerns surrounding the expenses associated with designing and sizing integrated circuits. The reliability of these circuits has emerged as a critical factor influencing the success of production. Consequently, the necessity for optimization algorithms to enhance circuit yield has become increasingly important. This article introduces an enhanced approach for optimizing analog circuits through the utilization of a Multi-Objective Evolutionary Algorithm based on Decomposition (MOEA/D) and includes a thorough evaluation. The main goal of this methodology is to improve both the speed and precision of yield calculations.
Methods: The proposed approach includes generating initial designs with desired characteristics in the critical analysis phase. Following this, designs that exceed a predefined yield threshold are replaced with the initial population that has lower yield values, generated using the classical MOEA/D algorithm. This replacement process results in notable improvements in yield efficiency and computational speed compared to alternative Monte Carlo-based methods.
Results: To validate the effectiveness of the presented approach, some circuit simulations were conducted on a two-stage class-AB Op-Amp in 180 nm CMOS technology. With a high yield value of 99.72%, the approach demonstrates its ability to provide a high-speed and high-accuracy computational solution using only one evolutionary algorithm. Additionally, the observation that modifying the initial population can improve the convergence speed and yield value further enhances the efficiency of the technique. These findings, backed by the simulation results, validate the efficiency and effectiveness of the proposed approach in optimizing the performance of the Op-Amp circuit.
Conclusion: This paper presents an enhanced approach for analog circuit optimization using MOEA/D. By incorporating critical analysis, it generates initial designs with desired characteristics, improving yield calculation efficiency. Designs exceeding a preset yield threshold are replaced with lower yield ones from the initial population, resulting in enhanced computational speed and accuracy compared to other Monte Carlo-based methods. Simulation results for a two-stage class-AB Op-Amp in 180 nm CMOS technology show a yield of 99.72%, highlighting the method's effectiveness in achieving high speed and accuracy with a single evolutionary algorithm.
کلیدواژه‌ها
Critical Analysis؛ Multi-Objective Evolutionary Algorithm؛ Monte Carlo Simulations؛ Improved MOEA/D, Yield Optimization
مراجع

[1] E. D. Sandru, E. David, I. Kovacs, A. Buzo, C. Burileanu, G. Pelz, “Modeling the dependency of analog circuit performance parameters on manufacturing process variations with applications in sensitivity analysis and yield prediction,” IEEE Trans. Comput.-aided Des. Integr. Circuits Syst., 41(1): 129-142, 2022.

[2] N. Mirzaie, H. Shamsi, G. S. Byun, “Automatic design and yield enhancement of data converters,” J. Circuits Syst. Comput., 26(01): 1750018, 2017.

[3] S. Kondamadugula, S. R. Naidu, “Parameter-importance based Monte-Carlo technique for variation-aware analog yield optimization,” in Proc. the 26th edition on Great Lakes Symposium on VLSI, 2016.

[4] M. Fakhfakh, E. Tlelo-Cuautle, Computational intelligence in analog and mixed-signal (AMS) and radio-frequency (RF) circuit design. Springer International Publishing, 2015.

[5] N. Mirzaie, H. Shamsi, G. S. Byun, “Yield-aware sizing of pipeline ADC using a multiple-objective evolutionary algorithm: Yield-aware sizing of pipeline ADC,” Int. J. Circuit Theory Appl., 45(6): 744-763, 2017.

[6] A. Yaseri, M. H. Maghami, M. Radmehr, “A four‐stage yield optimization technique for analog integrated circuits using optimal computing budget allocation and evolutionary algorithms,” IET Comput. Digit. Tech., 2022.

[7] N. Mirzaie, G. S. Byun, “An optimal design methodology for yield-improved and low-power pipelined ADC,” IEEE Trans. Semicond. Manuf., 31(1): 130-135, 2018.

[8] A. Canelas et al., “Hierarchical yield-aware synthesis methodology covering device-, circuit-, and system-level for radiofrequency ICs,” IEEE Access, 9: 124152-124164, 2021.

[9] A. Canelas, R. Povoa, R. Martins, “FUZYE: A fuzzy c -means analog IC yield optimization using evolutionary-based algorithms,” IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39(1): 1-13, 2020.

[10] G. Islamoğlu, T. O. Çakıcı, Ş. N. Güzelhan, E. Afacan, G. Dündar, “Deep learning aided efficient yield analysis for multi-objective analog integrated circuit synthesis,” Integration, 81: 322-330, 2021.

[11] M. Stein, “Large sample properties of simulations using Latin hypercube sampling,” Technometrics, 29(2): 143, 1987.

[12] M. Pak, F. V. Fernandez, G. Dundar, “Comparison of QMC-based yield-aware pareto front techniques for multi-objective robust analog synthesis,” Integration, 55: 357-365, 2016.

[13] K. Deb, S. Agrawal, A. Pratap, T. Meyarivan, “A fast elitist non-dominated sorting genetic algorithm for multi-objective optimization: NSGA-II,” in Parallel Problem Solving from Nature PPSN VI, Berlin, Heidelberg: Springer Berlin Heidelberg, pp. 849-858, 2000.

[14] E. Saǧlican, E. Afacan, “MOEA/D vs. NSGA-II: A comprehensive comparison for multi/many objective analog/RF circuit optimizations through a generic benchmark,” ACM Trans. Des. Automat. Electron. Syst., 29(1): 1-23, 2024.

[15] Q. Xu, Z. Xu, T. Ma, “A survey of multiobjective evolutionary algorithms based on decomposition: Variants, challenges and future directions,” IEEE Access, 8: 41588-41614, 2020.

[16] D. Q. Mayne, “Yu-chi ho, Qian-Chuan Zhao and Qing-Shan Jia: Ordinal optimization: Soft optimization for hard problems: Springer, 2007,” J. Optim. Theory Appl., 145(3): 613-615, 2010.

[17] K. Deb, Multi-Objective Optimization using Evolutionary Algorithms. Chichester, England: John Wiley & Sons, 2014.

[18] C. H. Chen, J. Lin, E. Yücesan, S. E. Chick, “Simulation budget allocation for further enhancing the efficiency of ordinal optimization,” Discrete Event Dyn. Syst., 10(3): 251-270, 2000.

[19] I. Guerra-Gomez, E. Tlelo-Cuautle, L. G. de la Fraga, “OCBA in the yield optimization of analog integrated circuits by evolutionary algorithms,” in Proc. 2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2015.

[20] N. Srinath, I. O. Yilmazlar, M. E. Kurz, K. Taaffe, “Hybrid multi-objective evolutionary meta-heuristics for a parallel machine scheduling problem with setup times and preferences,” Comput. Ind. Eng., 185: 109675, 2023.

[21] M. Nohtanipour, M. H. Maghami, M. Radmehr “A placement and routing method for layout generation of CMOS operational amplifiers using multi-objective evolutionary algorithm based on decomposition,” Inf. MIDEM, 51(3), 2021.

[22] B. Razavi, Design of Analog CMOS Integrated Circuits, 2nd ed. New York, NY: McGraw-Hill Professional, 2016.

[23] S. M. Anisheh, H. Shamsi, M. Mirhassani, “Positive feedback technique and split‐length transistors for DC‐gain enhancement of two‐stage op‐amps,” IET Circuits Devices Syst., 11(6): 605-612, 2017.

[24] C. H. Chen, L. H. Lee, Stochastic Simulation Optimization: Stochastic Simulation Optimization: An Optimal Computing Budget allocation. World Scientific Publishing, 2010.

[25] B. Liu, F. V. Fernandez, G. G. E. Gielen, “Efficient and accurate statistical analog yield optimization and variation-aware circuit sizing based on computational intelligence techniques,” IEEE Trans. Comput.-aided Des. Integr. Circuits Syst., 30(6): 793-805, 2011.

[26] R. Assaad, J. Silva-Martinez, “Enhancing general performance of folded cascode amplifier by recycling current,” Electron. Lett., 43(23): 1243, 2007.

[27] S. M. Anisheh, H. Shamsi, “Placement and routing method for analogue layout generation using modified cuckoo optimization algorithm,” IET Circuits Devices Syst., 12(5): 532-541, 2018.

[28] P. Gray, R. G. Meyer, P. J. Hurst, S. Lewis, Analysis and design of analog integrated circuits, 6th ed. Brisbane, QLD, Australia: John Wiley and Sons (WIE), 2024.

[29] E. R. Ziegel, W. Winston, “Simulation modeling using @risk,” Technometrics, 39(3): 345, 1997.

[30] X. Wang et al., “Analog circuit yield optimization via freeze–thaw Bayesian optimization technique,” IEEE Trans. Comput.-aided Des. Integr. Circuits Syst., 41(11): 4887-4900, 2022.

 

آمار
تعداد مشاهده مقاله: 173
تعداد دریافت فایل اصل مقاله: 44


سامانه مدیریت نشریات علمی. طراحی و پیاده سازی از سیناوب