تعداد نشریات | 12 |

تعداد شمارهها | 157 |

تعداد مقالات | 1,431 |

تعداد مشاهده مقاله | 1,684,557 |

تعداد دریافت فایل اصل مقاله | 1,289,170 |

## Low Computational Complexity and High Computational Speed in Leading DCD ERLS Algorithm | ||

Journal of Electrical and Computer Engineering Innovations (JECEI) | ||

مقاله 4، دوره 7، شماره 1، بهار 2019، صفحه 19-26
اصل مقاله (1.03 MB)
| ||

نوع مقاله: Original Research Paper | ||

شناسه دیجیتال (DOI): 10.22061/jecei.2019.5666.243 | ||

نویسندگان | ||

F. Abdi؛ P. Amiri ^{} ؛ M.H. Refan
| ||

^{}Department of Electrical Engineering, Shahid Rajaee Teacher Training University, Tehran, Iran | ||

تاریخ دریافت: 25 بهمن 1396، تاریخ بازنگری: 17 خرداد 1397، تاریخ پذیرش: 23 مهر 1397 | ||

چکیده | ||

Background and Objectives: Adaptive algorithm adjusts the system coefficients based on the measured data. This paper presents a dichotomous coordinate descent method to reduce the computational complexity and to improve the tracking ability based on the variable forgetting factor.Methods: Vedic mathematics is used to implement the multiplier and the divider operations in the VFF equations. The linear exponentially weighted recursive least squares as the main algorithm is implemented in many applications such as the adaptive controller, the system identification, active noise cancellation techniques, and etc. The DCD method calculates the inverse matrix in the ERLS algorithm and decreases the resources used in the field-programmable gate array, also the designer can use the cheaper FPGA board to implement the adaptive algorithm because the method doesn't need lots of resources.Results: The proposed method is implemented with ISE software on the Spartan 6 Xilinx board. The proposed algorithm calculates the multiplication result with less than 15ns time and reduces the used FPGA resources to lower than 20% as compared with the classic RLS.Conclusion: The proposed method decreases the area and increases the computation speed. Also, it leads to implementing complex algorithms with simple structures and high technology.====================================================================================================== Copyrights©2019 The author(s). This is an open access article distributed under the terms of the Creative Commons Attribution (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, as long as the original authors and source are cited. No permission is required from the authors or the publishers. ====================================================================================================== | ||

کلیدواژهها | ||

Exponentially weighted Recursive least squares (ERLS)؛ Dichotomous coordinate descent (DCD)؛ Variable forgetting factor (VFF)؛ Field-programmable gate array (FPGA) | ||

مراجع | ||

آمار تعداد مشاهده مقاله: 455 تعداد دریافت فایل اصل مقاله: 486 |