آمار

تعداد نشریات11
تعداد شماره‌ها234
تعداد مقالات2,381
تعداد مشاهده مقاله3,802,090
تعداد دریافت فایل اصل مقاله2,763,591
Mousavi Monazah, Seyede Mahboobeh, Shiri, Nabiollah, Rafiee, Mahmood, Sadeghi, Ayoub. (1405). An Efficient CMOS-Based Ternary Decoder with Negative and Positive Ternary Inverters Along with a Binary NOR Gate. فناوری آموزش, 14(1), 107-116. doi: 10.22061/jecei.2025.11910.842
Seyede Mahboobeh Mousavi Monazah; Nabiollah Shiri; Mahmood Rafiee; Ayoub Sadeghi. "An Efficient CMOS-Based Ternary Decoder with Negative and Positive Ternary Inverters Along with a Binary NOR Gate". فناوری آموزش, 14, 1, 1405, 107-116. doi: 10.22061/jecei.2025.11910.842
Mousavi Monazah, Seyede Mahboobeh, Shiri, Nabiollah, Rafiee, Mahmood, Sadeghi, Ayoub. (1405). 'An Efficient CMOS-Based Ternary Decoder with Negative and Positive Ternary Inverters Along with a Binary NOR Gate', فناوری آموزش, 14(1), pp. 107-116. doi: 10.22061/jecei.2025.11910.842
Mousavi Monazah, Seyede Mahboobeh, Shiri, Nabiollah, Rafiee, Mahmood, Sadeghi, Ayoub. An Efficient CMOS-Based Ternary Decoder with Negative and Positive Ternary Inverters Along with a Binary NOR Gate. فناوری آموزش, 1405; 14(1): 107-116. doi: 10.22061/jecei.2025.11910.842

An Efficient CMOS-Based Ternary Decoder with Negative and Positive Ternary Inverters Along with a Binary NOR Gate

Journal of Electrical and Computer Engineering Innovations (JECEI)
مقاله 10، دوره 14، شماره 1، مهر 2026، صفحه 107-116    اصل مقاله (1.39 M)
نوع مقاله: Original Research Paper
شناسه دیجیتال (DOI): 10.22061/jecei.2025.11910.842
نویسندگان
Seyede Mahboobeh Mousavi Monazah1؛ Nabiollah Shiri* 2؛ Mahmood Rafiee2؛ Ayoub Sadeghi3
1Nano Opto-Electronics Research Center, Electrical Engineering Department, Shiraz University of Technology, Shiraz, Iran.
2Department of Electrical Engineering, Shi.C., Islamic Azad University, Shiraz, Iran.
3Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL.
تاریخ دریافت: 19 اردیبهشت 1404،  تاریخ بازنگری: 13 مرداد 1404،  تاریخ پذیرش: 23 مرداد 1404 
چکیده
Background and Objectives: In modern digital design, ternary logic gives simplicity and efficiency by reducing connectivity and chip area. This paper presents a new ternary decoder with only two ternary inverters and one binary NOR gate. One of the inverters is used simultaneously as a negative ternary inverter (NTI), and a positive ternary inverter (PTI) to attain circuit area reduction. Also, using the binary NOR instead of the ternary NOR eliminates don’t care states (middle voltage mode). The proposed decoder is implemented with complementary metal-oxide-semiconductor (CMOS), double pass logic (DPL), gate diffusion input (GDI), and pass transistor logic (PTL). In the proposed ternary decoder, the four mentioned technologies show an appropriate power delay product (PDP) and a smaller occupied area compared to the literature.
Methods: In this paper, all simulations are performed using the 90 nm model, BSIM4 (level 54) version 4.4 by the HSPICE tool. The CMOS, DPL, PTL, and GDI techniques are used in the presented ternary decoder, and the results are extracted. The decoder shows good functionality compared to the previous research when implemented by these four circuits, but the best performance in terms of PDP results is from the CMOS.
Results: The CMOS-based ternary decoder has only 10 transistors and shows the best results, its power consumption, and propagation delay are 25 μW and 0.07 ns, respectively. Besides, the number of transistors is reduced by 16.66% while it has 2 times increase in speed compared to the best decoders in previous research. The proposed high-speed and low-complexity decoder can be used in full adders (FAs) and digital signal processors (DSPs).
Conclusion: Due to the application and advantage of ternary logic over binary, a ternary decoder with CMOS technique is designed that has fewer elements, a smaller area, and high speed compared to the existing ternary decoders. This new decoder includes only two ternary inverters and one binary NOR gate one of the inverters is used as a negative ternary inverter (NTI), and a positive ternary inverter (PTI), simultaneously. Also, the use of binary NOR gate eliminates don’t care states and reduces the circuit area.
کلیدواژه‌ها
Ternary decode؛ CMOS؛ High-speed؛ Don’t care؛ Low-power
مراجع

[1] S. Rafiei, N. Shiri, "A neural network‐based error correction in the first‐stage residue of pipelined analog to digital converters," Int. J. Circuit Theory Appl. 52(12): 6001-6027, 2024.

[2] M. Tahghigh, N. Shiri, "A new ripple carry adder structure based on a swing‐boosted full adder for concurrent error correction in low‐resolution pipeline analog‐to‐digital converters," Int. J. Circuit Theory Appl., 52(9): 4741-4754, 2024.

[3] D. Etiemble, "Evolution of technologies and multivalued circuits," arXiv preprint arXiv:1907.01451, 2019.

[4] S. Reich, M. Sporer, M. Haas, J. Becker, M. Schüttler, M. Ortmanns, "A high-voltage compliance, 32-channel digitally interfaced neuromodulation system on chip," IEEE J. Solid-State Circuits, 56(8): 2476-2487, 2021.

[5] S. Thomas, J. S. Virdi, A. Babakhani, I. P. Roberts, "A survey on advancements in THz technology for 6G: Systems, circuits, antennas, and experiments," IEEE Open J. Commun. Soc., 6: 1998-2016, 2025.

[6] S. Pyle, "Leveraging the intrinsic switching behaviors of spintronic devices for digital and neuromorphic circuits," 2019.

[7] S. M. M. Monazah, M. R. Salehi, F. Emami, M. Salehi, "Design and numerical analysis of a highly sensitive nano-layer coated photonic crystal fiber biosensor," Laser Phys., 33(8): 086201, 2023.

[8] H. O. Ramos et al., "Enhanced implementation of a state machine-based decoder for optimal modulation of multilevel converters," Comput. Electr. Eng., 115: 109102, 2024.

[9] K. Qin, W. Hu, X. Yan, S. Yang, H. Cui, M. Wang, "A hybrid SAR ADC with input range extension," Microelectron. J., 150, 106259, 2024.

[10] A. Doostaregan, A. Abrishamifar, "Evaluating a methodology for designing CNFET-based ternary circuits," Circuits Syst. Signal Process., 39: 5939-5058, 2020.

[11] D. Manikkule, P. Jaronde, "Design of decoder using ternary inverter," in Proc. 2019 IEEE 5th International Conference for Convergence in Technology (I2CT): 1-3, 2019.

[12] B. Kim, "Inkjet‐printed ternary inverter circuits with tunable middle logic voltages," Adv. Electron. Mater., 6(10), 2000426, 2020.

[13] Y. Yasuda, Y. Tokuda, S. Zaima, K. Pak, T. Nakamura, A. Yoshida, "Realization of quaternary logic circuits by n-channel MOS devices," IEEE J. Solid-State Circuits, 21(1): 162-168, 1986.

[14] Z. T. Sandhie, J. A. Patel, F. U. Ahmed, M. H. Chowdhury, "Investigation of multiple-valued logic technologies for beyond-binary era," ACM Comput. Surv., 54(1): 1-30, 2021.

[15] S. L. Murotiya, A. Gupta, "Design of CNTFET-based 2-bit ternary ALU for nanoelectronics," Int. J. Electron., 101(9): 1244-1257, 2014.

[16] S. K. Sahoo, G. Akhilesh, R. Sahoo, M. Muglikar, "High-performance ternary adder using CNTFET," IEEE Trans. Nanotechnol., 16(3): 368-374, 2017.

[17] S. M. Mousavi Monazah, F. Emami, M. R. Salehi, A. Hajilari, "Detection of cancer cells with selective photonic crystal fiber based on fuzzy logic," Opt. Quantum Electron., 55(5): 440, 2023.

[18] Y. Kang et al., "A novel ternary multiplier based on ternary CMOS compact model," in Proc. 2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL): 25-30, 2017.

[19] J. Ko, J. Kim, T. Jeong, J. Jeong, T. Song, "Exploration of ternary logic using T-CMOS for circuit-level design," IEEE Trans. Circuits Syst. I: Reg. Pap., 70(9): 3612-3624, 2023.

[20] R. Jaber, A. Elhajj, L. Nimri, A. Haidar, "A novel implementation of ternary decoder using CMOS DPL binary gates," in Proc. 2018 International Arab Conference on Information Technology (ACIT): 1-3, 2018.

[21] D. Das, A. Banerjee, V. Prasad, "Design of ternary logic circuits using CNTFET," in Proc. 2018 International Symposium on Devices, Circuits and Systems (ISDCS): 1-6, 2018.

[22] A. Doostaregan, M. H. Moaiyeri, K. Navi, O. Hashemipour, "On the design of new low-power CMOS standard ternary logic gates," in Proc. 2010 15th CSI International Symposium on Computer Architecture and Digital Systems: 115-120, 2010.

[23] F. Bahrami, N. Shiri, F. Pesaran, "A new approximate sum of absolute differences unit for bioimages processing," IEEE Embedded Syst. Lett., 16(1): 13-16, 2023.

[24] E. Esmaeili, N. Shiri, M. Rafiee, A. Sadeghi, "A multiplier-free discrete cosine transform architecture using approximate full adder and subtractor," IEEE Embedded Syst. Lett., 16(4): 441-444, 2024.

[25] N. Shiri, A. Sadeghi, M. Rafiee, "High-efficient and error-resilient gate diffusion input-based approximate full adders for complex multistage rapid structures," Comput. Electr. Eng., 109: 108776, 2023.

[26] X. Hu, J. S. Friedman, "Hybrid pass transistor logic with dual-gate ambipolar CNTFETs," arXiv preprint arXiv:2002.01932, 2020.

[27] D. Satyanarayana et al., "Design of efficient multiplier with low power and high-speed using PTL (Pass Transistor Logic)," Int. J. Electron. Telecommun., 71(2): 483-488, 2025.

[28] S. Nagaraj, G. S. Reddy, S. A. Mastani, "Analysis of different Adders using CMOS, CPL and DPL logic," in Proc. 2017 14th IEEE India Council International Conference (INDICON): 1-6, 2017.

[29] G. Mahendran, "CMOS full adder cells based on modified full swing restored complementary pass transistor logic for energy efficient high speed arithmetic applications," Integration, 95: 102132, 2024.

[30] K. Xu, "Integrated silicon directly modulated light source using p-well in standard CMOS technology," IEEE Sensors J., 16(16): 6184-6191, 2016.

[31] V. Bespalov, N. Dyuzhev, V. Y. Kireev, "Possibilities and limitations of CMOS Technology for the production of various Microelectronic systems and devices," Nanobiotechnol. Rep., 17(1): 24-38, 2022.

[32] R. A. Jaber, A. M. El-Hajj, A. Kassem, L. A. Nimri, A. M. Haidar, "CNFET-based designs of Ternary Half-Adder using a novel “decoder-less” ternary multiplexer based on unary operators," Microelectron. J., 96, 104698, 2020.

[33] S. Lin, Y. B. Kim, F. Lombardi, "CNTFET-based design of ternary logic gates and arithmetic circuits," IEEE Trans. Nanotechnol., 10(2): 217-225, 2009.

[34] A. Saha, D. Pal, "DPL-based novel time equalized CMOS ternary-to-binary converter," Int. J. Electron., 107(3): 431-443, 2020.

[35] J. R. Sathiaraj, "Ternary to binary converter design in CMOS using multiple input floating gate MOSFETS," Louisiana State University and Agricultural & Mechanical College ProQuest, Dissertations & Theses, 2009.

آمار
تعداد مشاهده مقاله: 1,710
تعداد دریافت فایل اصل مقاله: 56


سامانه مدیریت نشریات علمی. طراحی و پیاده سازی از سیناوب