Enhancing High-Performance Computing: A Comprehensive Study on Dual-Doped Source/Drain Reconfigurable Field Effect Transistor

Ahangari, Z.

doi:10.22061/jecei.2024.10757.732

تعداد نشریات	11
تعداد شماره‌ها	227
تعداد مقالات	2,290
تعداد مشاهده مقاله	3,550,305
تعداد دریافت فایل اصل مقاله	2,597,413

	Enhancing High-Performance Computing: A Comprehensive Study on Dual-Doped Source/Drain Reconfigurable Field Effect Transistor
Journal of Electrical and Computer Engineering Innovations (JECEI)
دوره 12، شماره 2، مهر 2024، صفحه 475-484 اصل مقاله (1.12 M)
نوع مقاله: Original Research Paper
شناسه دیجیتال (DOI): 10.22061/jecei.2024.10757.732
نویسنده
Z. Ahangari^*
Department of Electronic, Yadegar- e- Imam Khomeini (RAH) Shahr-e-Rey Branch, Islamic Azad University, Tehran, Iran.
تاریخ دریافت: 25 اسفند 1402، تاریخ بازنگری: 12 خرداد 1403، تاریخ پذیرش: 06 تیر 1403
چکیده
Background and Objectives: In this study, a reconfigurable field-effect transistor has been developed utilizing a multi-doped source-drain region, enabling operation in both n-mode and p-mode through a simple adjustment of electrode bias. In contrast to traditional reconfigurable transistors that rely on Schottky barrier source/drain with identical Schottky barrier height, the suggested device utilizes a straightforward fabrication process that involves physically multi-doped source and drain. The proposed structure incorporates a bilayer of n+ and p+ in the source and drain regions. Methods: The device simulator Silvaco (ATLAS) is utilized to conduct the numerical simulations. Results: The transistor exhibits consistent transfer characteristics in both modes of operation. The influence of key design parameters on device performance has been analyzed. A notable aspect of this transistor is the integration of an XNOR logic gate within a single device, rendering it suitable for high-performance computing circuits. The findings indicate that on-state currents of 142 µA/µm and 57.2 µA/µm, along with on/off current ratio of 8.68×107 and 3.5×107, have been attained for n-mode and p-mode operation, respectively. Conclusion: A single-transistor XNOR gate design offers potential advantages for future computing circuits due to its simplicity and reduced component count, which could lead to smaller, more energy-efficient, and potentially faster computing systems. This innovation may pave the way for advancements in low-power and high-density electronic devices.
کلیدواژه‌ها
Reconfigurable Field Effect Transistor؛ Multi-Doped Source/Drain؛ Gate Workfunction؛ Logic Gate

مراجع
[1] A. Chaudhry, M. J. Kumar, “Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review,” IEEE Trans. Device Mater. Reliab., 4(1): 99-109, 2004. [2] S. H. Noh et al., “Improvement in short-channel effects of the thin-film transistors using atomic-layer deposited In--Ga--Sn--O channels with various channel compositions,” IEEE Trans. Electron Devices, 69(10): 5542-5548, 2022. [3] P. Arul, K. Helen Prabha, “A comprehensive analysis of short channel effects on carbon nano tube field effect transistors,” J. Nanoelectron. OptoElectron., 16(12): 1905-1912, 2021. [4] R. K. Maurya, B. Bhowmick, “Review of FinFET devices and perspective on circuit design challenges,” Silicon, 14(11): 5783-5791, 2022. [5] A. Razavieh, P. Zeitzoff, E. J. Nowak, “Challenges and limitations of CMOS scaling for FinFET and beyond architectures,” IEEE Trans. Nanotechnol., 18: 999-1004, 2019. [6] S. Kallepelli, S. Maheshwaram, “A novel circular double-gate SOI MOSFET with raised source/drain,” Semicond. Sci. Technol., 36(6): 065009, 2021. [7] N. A. Srivastava, A. Priya, R. A. Mishra, “Analog and radio-frequency performance of nanoscale SOI MOSFET for RFIC based communication systems,” Microelectron. J., 98: 104731, 2020. [8] T. Mikolajick et al., “Reconfigurable field effect transistors: A technology enablers perspective,” Solid-State Electron., 194: 108381, 2022. [9] C. Navarro, S. Barraud, S. Martinie, J. Lacord, M.-A. Jaud, M. Vinet, “Reconfigurable field effect transistor for advanced CMOS: Advantages and limitations,” Solid-State Electron., 128: 155-162, 2017. [10] A. Fuchsberger et al., “Reconfigurable field-effect transistor technology via heterogeneous integration of SiGe with crystalline Al contacts,” Adv. Electron. Mater., 9(6): 2201259, 2023. [11] S. Larentis et al., “Reconfigurable complementary monolayer MoTe2 field-effect transistors for integrated circuits,” ACS Nano, 11(5): 4832-4839, 2017. [12] C. Roemer et al., “Physics-based dc compact modeling of schottky barrier and reconfigurable field-effect transistors,” IEEE J. Electron Devices Soc., 10: 416-423, 2021. [13] F. Fuchs, S. Gemming, J. Schuster, “Electron transport through NiSi2--Si contacts and their role in reconfigurable field-effect transistors,” J. Phys.: Condens. Matter, 31(35): 355002, 2019. [14] J. Zhang, P.-E. Gaillardon, G. De Micheli, “Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs,” in Proc. 2013 IEEE International Symposium on Circuits and Systems (ISCAS): 2111-2114, 2013. [15] W. Fei, J. Trommer, M. C. Lemme, T. Mikolajick, A. Heinzig, “Emerging reconfigurable electronic devices based on two-dimensional materials: A review,” InfoMat, 4(10): e12355, 2022. [16] R. Ranjith, R. Jayachandran, K. J. Suja, R. S. Komaragiri, “Two dimensional analytical model for a reconfigurable field effect transistor,” Superlattices Microstruct., 114: 62-74, 2018. [17] X. Li, Y. Sun, X. Li, Y. Shi, Z. Liu, “Electronic assessment of novel arch-shaped asymmetrical reconfigurable field-effect transistor,” IEEE Trans. Electron Devices, 67(4): 1894-1901, 2020. [18] Y. Yao, Y. Sun, X. Li, Y. Shi, Z. Liu, “Novel reconfigurable field-effect transistor with asymmetric spacer engineering at drain side,” IEEE Trans. Electron Devices, 67(2): 751-757, 2020. [19] G. Galderisi, T. Mikolajick, J. Trommer, “Reconfigurable field effect transistors design solutions for delay-invariant logic gates,” IEEE Embedded Sys. Lett., 14(2): 107-110, 2022. [20] J. H. Bae et al., “Reconfigurable field-effect transistor as a synaptic device for XNOR binary neural network,” IEEE Electron Device Lett., 40(4): 624-627, 2019. [21] X. Jin, S. Zhang, X. Liu, “A dual doping nonvolatile reconfigurable FET,” Sci. Rep., 13(1): 5634, 2023. [22] R. Zhang et al., “Novel 3-D fin-RFET with dual-doped source/drain to improve ON-state current,” IEEE Trans. Electron Devices, 69(12): 6569-6575, 2022. [23] X. Jin, X. Yuan, S. Zhang, M. Li, X. Liu, “Complementary doped source-based reconfigurable Schottky diode as an equivalence logic gate,” ACS Omega, 8(25): 23120-23129, 2023. [24] C. Navarro et al., “Performance of FDSOI double-gate dual-doped reconfigurable FETs,” Solid-State Electron., 194: 108336, 2022. [25] C. Navarro et al., “3D-TCAD benchmark of two-gate dual-doped Reconfigurable FETs on FDSOI28 technology,” Solid-State Electron., 200: 108577, 2023. [26] L. Sa, G. F. R. Sa, J. Sa, J. Cb, A. J. La, “Challenges and opportunities in implementing negative differential resistance mode reconfigurable field effect transistors,” arXiv preprint arXiv:2312. 08351, 2023. [27] B. Lu et al., “A novel nanosheet reconfigurable field effect transistor with dual-doped source/drain,” Microelectron. J., 147: 106178, 2024. [28] ATLAS User Manual, Santa Clara, USA: Silvaco International, 2015. [29] K. M. Liu C. P. Cheng, “Investigation on the effects of gate-source overlap/underlap and source doping gradient of n-type Si cylindrical gate-all-around tunnel field-effect transistors,” IEEE Trans. Nanotechnol., 19: 382-389, 2020. [30] Y. J. Chung, K. A. V. Rosales, K. W. Baldwin, K. W. West, M. Shayegan, L. N. Pfeiffer, “Working principles of doping-well structures for high-mobility two-dimensional electron systems,” Phys. Rev. Mater., 4(4): 044003, 2020. [31] N. Pandey, Y. S. Chauhan, “Analytical modeling of short-channel effects in MFIS negative-capacitance FET including quantum confinement effects,” IEEE Trans. Electron Devices, 67(11): 4757-4764, 2020. [32]S. Liu et al., “Performance limit of gate-all-around si nanowire field-effect transistors: An Ab initio quantum transport simulation,” Phys. Rev. Appl., 18(5): 054089, 2022. [33] R. Quhe et al., “Sub-10 nm two-dimensional transistors: Theory and experiment,” Phys. Rep., 938: 1-72, 2021.
آمار تعداد مشاهده مقاله: 325 تعداد دریافت فایل اصل مقاله: 299

سامانه مدیریت نشریات علمی. طراحی و پیاده سازی از سیناوب

پیوندهای مفید

آمار

Enhancing High-Performance Computing: A Comprehensive Study on Dual-Doped Source/Drain Reconfigurable Field Effect Transistor